<code id="obzzi"><ol id="obzzi"></ol></code>
      <meter id="obzzi"></meter>
    1. <meter id="obzzi"><u id="obzzi"></u></meter>
    2. LPC1751


      型號 封裝 在線定購
      LPC1751FBD80(查看) LQFP80


      技術資料—— LPC1751 PDF技術資料
      LPC1751 參數
      LPC1751 存儲器
      Flash (KB) 32
      RAM (kB) 8
      LPC1751 其他參數
      fmax (MHz) 100
      I/Opins 52
      UART 4
      I2C 3
      I2S -
      SPI 2
      SSP 2
      ADC 6
      DAC -
      定時器 6
      PWM 6
      I/O 電壓 (V) 3.3
      CPU 電壓 (V) 3.3
      LPC1751 封裝與引腳

      LPC1751 概述

      The LPC1751 are ARM Cortex-M3 based microcontrollers for embedded applications featuring a high level of integration and low power consumption. The ARM Cortex-M3 is a next generation core that offers system enhancements such as enhanced debug features and a higher level of support block integration.

      The LPC1751 operate at CPU frequencies of up to 100 MHz. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching

      LPC1751 特性

      • ARM Cortex-M3 processor, running at frequencies of up to 100 MHz
      • ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC)
      • Up to 32 kB on-chip flash programming memory
      • Up to 8 kB of SRAM
      • In-System Programming (ISP) and In-Application Programming (IAP)
      • Eight channel General Purpose DMA controller (GPDMA)
      • Multilayer AHB matrix interconnect provides a separate bus for each AHB master
      • Split APB bus allows high throughput with few stalls between the CPU and DMA
      • USB 2.0 full-speed device controller
      • Four UARTs with fractional baud rate generation
      • CAN 2.0B controller with one channel
      • SPI controller with synchronous, serial, full duplex communication
      • Two SSP controllers with FIFO and multi-protocol capabilities
      • Two I2C-bus interfaces supporting fast mode with a data rate of 400 kbit/s
      • 52 General Purpose I/O (GPIO) pins with configurable pull-up/down resistors
      • 12-bit Analog-to-Digital Converter (ADC) with conversion rates up to 200 kHz
      • Four general purpose timers/counters
      • One motor control PWM with support for three-phase motor control
      • Quadrature encoder interface that can monitor one external quadrature encoder
      • One standard PWM/timer block with external count input
      • Real-Time Clock (RTC)
      • WatchDog Timer (WDT)
      • ARM Cortex-M3 system tick timer, including an external clock input option
      • Standard JTAG test/debug interface
      • Integrated PMU (Power Management Unit)
      • Four reduced power modes
      • Single 3.3 V power supply (2.4 V to 3.6 V)
      • One external interrupt input configurable as edge/level sensitive